In this paper, design and simulation of a compact on-chip antenna for 60 GHz band applications is presented. Antenna is designed in 65 nm TSMC technology. This technology consists of 9 metal layers. A 0.7 mm×0.7 mm patch with slots is located on 9th layer and first layer is used as ground plane. Total chip size is 0.8 mm×0.8 mm. In order to enhance radiation efficiency and control axial ratio, four slots are adjusted on ground plane. Circular and linear polarizations are achievable by proper port excitation. Maximum efficiency of the antenna is about 60% at 59.6 GHz. Simulated antenna bandwidth ranges from 58.7 GHz as band start and 62.3 GHz as band stop. Peak gain values for circularly and linearly polarized modes are -0.6 dB and -0.9 dB at 0
I. INTRODUCTION
Tendency to broadband, short-range, wireless personal communications has driven network designers toward millimeter-wave technology to raise market requirements. Approved unlicensed 60 GHz band with 7 GHz available spectrum is a good candidate to facilitate the need of higher data rates and wider bandwidth. IEEE 802.15.3c as a pioneer standard of Giga-bit-per-second data transfer rate also proposes four 2.16 GHz channels for users in application layer [1] , [2] .
According to high attenuation characteristics of propagation medium around propose spectrum for 60 GHz, this frequency band is a proper choice for distances in order of a room and indoor communications [3] . Imaging, HD video transfer and unmanned vehicles are just some applications of the proposed frequency band.
Cabling, wiring and interconnections between radios and other communication blocks such as LNA and PA, lead to signal level descent. Antenna integration can overcome this problem. Here appear two solutions: Antenna-on-Chip and Antenna-inPackage. On-chip antennas over CMOS technology propose several advantages which lead to low signal loss, higher integration levels and cost reduction in manufacturing process [4] .
To consider quality of transmitted or received signal, polarization becomes and important issue. CP antennas can reduce signal degradations in multipath propagation environments and show less sensitivity to antenna rotation [5] , [6] In this paper, authors describe a compact, On-chip antenna with circular and linear polarizations in 65 nm TSMC technology for 60 GHz band applications over a 270 µm silicon substrate. Overall chip size is 0.8 mm×0.8 mm. Proposed antenna is realized on 65 nm CMOS process. This technology consists of 9 metal layers. Patch is designed on 9th layer. Slots are adjusted to get desire resonance frequency. The patch size is 0.7 mm×0.7 mm. First metal layer is used as ground plane. Distance between patch and ground plane is about 5 µm. total chip size is 0.8 mm×0.8 mm. Silicon substrate has 270 µm height. The antenna provides circular and linear polarizations based upon dual or single port excitation. Most of on-chip antennas suffer from low gain levels due to loss in silicon substrate and limited design area. Four slots are prepared on ground plane to enhance antenna efficiency. These slots also control axial ratio to get circular polarization. Position of these slots are crucial parameters in design process. Fig. 1 illustrates proposed antenna model. Fig. 2 shows simulated S-parameters of the proposed antenna. Bandwidth measured from -10 dB is about 3.6 GHz, from 58.7 GHz to 62.3 GHz. S21 also confirms good isolation between ports. While two ports are excited with same amplitude and 90
III. SIMULATION RESULTS
• phase difference, antenna has axial ratio of below 3dB along with simulated bandwidth. Fig. 3 Gain values of the proposed antenna are also shown for both principal planes in Fig. 4a and Fig. 4b . According to the charts, peak gain value is -0.6 dB at 0
• for CP mode and -0.9 dB at 0 • for single port excitation. Beamwidth of the antenna is 110
• and 118
• for RH circular polarization at Phi=0 and Phi=90 planes, respectively. 
